# Specifications for the NI PXI-6541/6542

#### 50/100 MHz Digital Waveform Generator/Analyzer

Typical values are representative of an average unit operating at room temperature. Specifications are subject to change without notice. For the most recent NI 6541/6542 specifications, visit ni.com/manuals.

To access the NI 6541/6542 documentation, including the *NI Digital Waveform Generator/Analyzer Getting Started Guide*, which contains functional descriptions of the NI 6541/6542 signals, navigate to **Start» Programs»National Instruments»NI-HSDIO»Documentation**.



**Caution - Hot Surface** Allow time to cool before extracting the NI 654*X* hardware from the PXI chassis to reduce risk of burns. Exercise caution when handling, as recently used NI 654*X* modules may exceed safe handling temperatures.

#### **Contents**

Channel Specifications	2
Generation Channels (Data, DDC CLK OUT, and PFI <03>)2	2
Acquisition Channels (Data, STROBE, and PFI <03>)	3
Timing Specifications	4
Sample Clock	4
Generation Timing (Data, DDC CLK OUT,	
and PFI <03> Channels)	6
Acquisition Timing (Data, STROBE, and PFI <03> Channels)	10
CLK IN (SMB Jack Connector)	13
STROBE (Digital Data & Control (DDC) Connector)	14
PXI_STAR (PXI Backplane)	15
CLK OUT (SMB Jack Connector)	15
DDC CLK OUT (Digital Data & Control (DDC) Connector)	16
Reference Clock (PLL)	16
Waveform Specifications	17
Memory and Scripting	17
Triggers (Inputs to the NI 654X)	
Events (Generated from the NI 654X)	



Miscellaneous	21
Power	22
Software	22
Safety, Electromagnetic Compatibility, and CE Compliance	24
Physical Specifications	25

# **Channel Specifications**

Specification	Value	Comments
Number of data channels	32	_
Direction control of data channels	Per channel	_
Number of Programmable Function Interface (PFI) channels	4	Refer to the Waveform Specifications section for more details.
Direction control of PFI channels	Per channel	_
Number of clock terminals	3 input 2 output	Refer to the <i>Timing Specifications</i> section for more details.

#### Generation Channels (Data, DDC CLK OUT, and PFI <0..3>)

Specification	Value	Comments
Generation voltage families	1.8 V, 2.5 V, 3.3 V TTL (5 V TTL compatible)	Into 1 MΩ
Generation signal type	Single-ended	_

Specification	Value			Comments	
Generation	Low Voltage Levels High Voltage Levels			_	
voltage levels	Typical	Maximum	Minimum	Typical	
1.8 V	0 V	0.1 V	1.7 V	1.8 V	Ι = 100 μΑ
2.5 V	0 V	0.1 V	2.4 V	2.5 V	
3.3 V	0 V	0.1 V	3.2 V	3.3 V	
5.0 V	0 V	0.1 V	3.2 V	3.3 V	
Output impedance	50 Ω nominal			_	
Maximum DC drive strength	±8 mA at 1.8 V ±16 mA at 2.5 V ±32 mA at 3.3 V			_	
Data channel driver enable/disable control	Per channel			Software- selectable	
Channel power-up state	Drivers disabled, $10 \text{ k}\Omega$ input impedance			_	
Output protection	The device can indefinitely sustain a short to any voltage between 0 V and 5 V.			_	

# Acquisition Channels (Data, STROBE, and PFI <0..3>)

Specification	Va	Comments	
Acquisition voltage families	1.8 V, 2.5 V, 3.3 V TTL (5 V TTL compatible)		_
Acquisition	Low Voltage Threshold	High Voltage Threshold	_
voltage levels	Maximum	Minimum	
1.8 V	0.45 V	1.35 V	_
2.5 V	0.75 V	1.75 V	_
3.3 V	1.00 V	2.30 V	_
5.0 V	1.00 V	2.30 V	_

Specification	Value	Comments
Input impedance	High-impedance (10 k $\Omega$ )	_
Input protection	-1 V to 6 V	Diode clamps in the design may provide additional protection outside this range.

# **Timing Specifications**

## Sample Clock

Specification	Value	Comments
Sample clock sources	On Board Clock (internal voltage-controlled crystal oscillator (VCXO) with divider)	_
	2. CLK IN (SMB jack connector)	
	3. PXI_STAR (PXI backplane)	
	4. STROBE (DDC connector; acquisition only)	
On Board Clock	<b>NI 6541</b> : 48 Hz to 50 MHz Configurable to 200 MHz/ $N$ ; $4 \le N \le 4,194,304$	_
frequency range	<b>NI 6542</b> : 48 Hz to 100 MHz Configurable to 200 MHz/ $N$ ; $2 \le N \le 4,194,304$	
CLK IN	<b>NI 6541</b> : 20 kHz to 50 MHz	Refer to the
frequency range	NI 6542: 20 kHz to 100 MHz	CLK IN (SMB Jack
		Connector)
		section for restrictions
		based on
		waveform type.
PXI_STAR	NI 6541: 48 Hz to 50 MHz	Refer to the
frequency	<b>NI 6542</b> : 48 Hz to 100 MHz	PXI_STAR
range		(PXI Backplane)
		section.

Specification	Value	Comments	
STROBE frequency range	NI 6541: 48 Hz to 50 MHz NI 6542: 48 Hz to 100 MHz	Refer to the STROBE (Digital Data & Control (DDC) Connector) section.	
Sample clock relative delay adjustment range	0 to 1 Sample clock period		You can apply a delay or phase adjustment to
Sample clock relative delay adjustment resolution	10 ps		the On Board Clock to align multiple devices.
Exported Sample clock destinations	DDC CLK OUT (DDC connector)     CLK OUT (SMB jack connector)		Sample clocks with sources other than STROBE can be exported.
Exported Sample clock delay range $(\delta_C)$	0 to 1 Sample clock periods		For clock frequencies ≥25 MHz
	1/256 of Sample clock period		For clock frequencies ≥25 MHz
Exported Sample clock	Period Jitter	Cycle-to-Cycle Jitter	Typical; using On Board
jitter	20 ps <sub>rms</sub>	35 ps <sub>rms</sub>	Clock

## Generation Timing (Data, DDC CLK OUT, and PFI <0..3> Channels)

Specification	Value	Comments
Data channel-to- channel skew	±600 ps	Typical skew across all data channels
Maximum data channel toggle rate	NI 6541: 25 MHz NI 6542: 50 MHz	_
Data position modes	Rising edge, Falling edge, or Delayed	Relative to Sample clock
Generation data delay range $(\delta_G)$	0 to 1 Sample clock period	For clock frequencies ≥25 MHz
Generation data delay resolution $(\delta_G)$	1/256 of Sample clock period	For clock frequencies ≥25 MHz
Exported Sample clock offset (t <sub>CO</sub> )	0 ns or 2.5 ns (default)	Software- selectable
Time delay from Sample clock (internal) to DDC connector (t <sub>SCDDC</sub> )	8.4 ns	Typical

#### **Generation Provided Setup and Hold Times**

Exported Sample Clock Mode and Offset	Voltage Family	Time from Rising Clock Edge to Data Transition (t <sub>PCO</sub> )	Minimum Provided Setup Time (t <sub>PSU</sub> )	Minimum Provided Hold Time (t <sub>PH</sub> )
Noninverted, 2.5 ns	1.8V	2.5 ns typical	$t_P - 5.5 \text{ ns}$	0.5 ns
	2.5V		$t_P - 4.5 \text{ ns}$	0.9 ns
	3.3V		$t_P - 4 \text{ ns}$	1 ns
	5.0V		$t_P - 4 \text{ ns}$	1 ns
Inverted, 0 ns	1.8V	t <sub>P</sub> /2	$t_{\rm P}/2 - 3.5 \; \rm ns$	$t_{\rm P}/2 - 1.5 {\rm ns}$
	2.5V		$t_P/2 - 2.5 \text{ ns}$	
	3.3V		$t_P/2 - 2 \text{ ns}$	
	5.0V		$t_P/2 - 2 \text{ ns}$	

To determine the appropriate exported Sample clock mode and offset for your NI 654X generation session, compare the setup and hold times from the datasheet of your device under test (DUT) to the values in this table. Select the Exported Sample Clock mode and offset such that the NI 654X provided setup and hold times are greater than the setup and hold times required for the DUT.

Refer to Figure 1 for a diagram illustrating the relationship between the exported Sample clock mode and the provided setup and hold times.

**Note**: This table assumes the Data Position is set to the rising edge of the Sample Clock and the Sample Clock is exported to the DDC connector.

**Note**: This table includes worst-case effects of channel-to-channel skew, inter-symbol interference, and jitter.

**Note**: Other combinations of Exported Sample Clock mode and offset are also allowed. The preceding table only presents the values for the default case (noninverted clock with 2.5 ns offset) and the case for providing balanced setup and hold times (inverted clock with 0 ns offset).




Figure 1. Generation Provided Setup and Hold Times Timing Diagram




Figure 2. Generation Timing Diagram

## Acquisition Timing (Data, STROBE, and PFI <0..3> Channels)

Specification	Value	Comments
Channel-to- channel skew	±600 ps	Typical skew across all data channels
Set-up time to STROBE (t <sub>SUS</sub> )	3.1 ns	Maximum; includes maximum data channel-to- channel skew
Hold time to STROBE (t <sub>HS</sub> )	2.7 ns	Maximum; includes maximum data channel-to- channel skew
Time delay from DDC connector to internal Sample clock (t <sub>DDCSC</sub> )	14.4 ns	Typical
Set-up time to Sample clock (t <sub>SUSC</sub> )	0.4 ns	Does not include data channel-to-channel skew, t <sub>DDCSC</sub> , or t <sub>SCDDC</sub>
Hold time to Sample clock (t <sub>HSC</sub> )	0 ns	Does not include data channel-to-channel skew, t <sub>DDCSC</sub> , or t <sub>SCDDC</sub>
Acquisition data delay range $(\delta_A)$	0 to 1 Sample clock periods	For clock frequencies ≥25 MHz
$\begin{array}{c} \text{Acquisition} \\ \text{data delay} \\ \text{resolution } (\delta_A) \end{array}$	1/256 of Sample clock period	For clock frequencies ≥25 MHz




Figure 3. Acquisition Timing Diagram Using STROBE as the Sample Clock




Figure 4. Acquisition Timing Diagram with Sample Clock Sources Other than STROBE

## **CLK IN (SMB Jack Connector)**

Specification	Value			Comments	
Direction	Input into device			_	
Destinations		<ol> <li>Reference clock (for the phase lock loop (PLL))</li> <li>Sample clock</li> </ol>			_
Input coupling	AC				_
Input protection	±10 VDC				_
Input impedance	50 Ω (default) o	r 1 kΩ			Software- selectable
Minimum detectable pulse width	4 ns				Required at V <sub>rms</sub> mean
Clock requirements	Clock must be c	ontinuous and	free-running		_
As Sample clock	As Sample clock				
External Sample	Square Waves			_	
clock range	Voltage range	$0.65~\mathrm{V_{pp}}$ to $5.0~\mathrm{V_{pp}}$			_
	Frequency	NI 6541: 20	NI 6541: 20 kHz to 50 MHz		_
	range	NI 6542: 20	kHz to 100 N	ИHz	_
	Duty cycle range		: 25% to 75% : 40% to 60%		_
		Sine W	aves		_
	Voltage range	$\begin{array}{c} 0.65~\mathrm{V_{pp}} \\ \mathrm{to}~5.0~\mathrm{V_{pp}} \end{array}$			_
	Frequency range	NI 6541: 5.5 MHz to 50 MHz	NI 6541: 3.5 MHz to 50 MHz	NI 6541: 1.8 MHz to 50 MHz	_
		NI 6542: 5.5 MHz to 100 MHz	NI 6542: 3.5 MHz to 100 MHz	NI 6542: 1.8 MHz to 100 MHz	_

Specification	Value	Comments		
As Reference Cloc	As Reference Clock			
Reference clock frequency range	10 MHz ±50 ppm	_		
Reference clock voltage range	0.65 V <sub>pp</sub> to 5.0 V <sub>pp</sub>	_		
Reference clock duty cycle	25% to 75%	_		

## STROBE (Digital Data & Control (DDC) Connector)

Specification	Value	Comments
Direction	Input into device	_
Destinations	Sample clock (acquisition only)	_
STROBE frequency range	<b>NI 6541</b> : 48 Hz to 50 MHz <b>NI 6542</b> : 48 Hz to 100 MHz	_
STROBE duty cycle range	NI 6541: 25%–75% for clock frequencies <50 MHz NI 6542: 40%–60% for clock frequencies ≥50 MHz 25%–75% for clock frequencies <50 MHz	At the programmed threshold
Minimum detectable pulse width	4 ns	Required at both acquisition voltage thresholds
Voltage thresholds	Refer to the Acquisition Timing (Data, STROBE, and PFI < 03 > Channels) specifications in the Channel Specifications section.	_
Clock requirements	Clock must be continuous and free-running	_
Input impedance	10 kΩ	_

## PXI\_STAR (PXI Backplane)

Specification	Value	Comments
Direction	Input into device	_
Destinations	<ol> <li>Sample clock</li> <li>Start trigger</li> <li>Pause trigger (generation sessions only)</li> <li>Script trigger &lt;03&gt; (generation sessions only)</li> <li>Reference trigger (acquisition sessions only)</li> </ol>	_
PXI_STAR frequency range	<b>NI 6541</b> : 48 Hz to 50 MHz <b>NI 6542</b> : 48 Hz to 100 MHz	_
Clock requirements	Clock must be continuous and free-running	_

#### **CLK OUT (SMB Jack Connector)**

Specification	Value	Comments
Direction	Output from device	_
Sources	Sample clock (excluding STROBE)     Reference clock (PLL)	_
Output impedance	50 Ω nominal	_
Electrical characteristics	Refer to the <i>Generation Timing (Data, DDC CLK OUT, and PFI &lt;03&gt; Channels)</i> specifications in the <i>Channel Specifications</i> section.	
Maximum drive current	8 mA at 1.8V, 16 mA at 2.5V, 32 mA at 3.3V	_
Logic type	Generation logic family setting (3.3V, 2.5V, 1.8V)	_

## DDC CLK OUT (Digital Data & Control (DDC) Connector)

Specification	Value	Comments
Direction	Output from device	_
Sources	Sample clock	STROBE cannot be routed to DDC CLK OUT
Electrical characteristics	Refer to the <i>Generation Timing (Data, DDC CLK OUT, and PFI &lt; 03 &gt; Channels)</i> specifications in the <i>Channel Specifications</i> section.	_

## Reference Clock (PLL)

Specification	Value	Comments
Reference clock sources	PXI_CLK10 (PXI backplane)     CLK IN (SMB jack connector)     None (internal oscillator not locked to a reference)	Provides the reference frequency for the phase lock loop
Lock time	400 ms	Typical
Reference clock frequencies	10 MHz ±50 ppm	_
Reference clock duty cycle range	25% to 75%	_
Reference clock destinations	CLK OUT (SMB jack connector)	_

# **Waveform Specifications**

#### **Memory and Scripting**

Specification		Value		Comments
Memory architecture	The NI 654X uses the Synchronization and Memory Core (SMC) technology in which waveforms and instructions share onboard memory. Parameters such as number of script instructions, maximum number of waveforms in memory, and number of samples (S) available for waveform storage are flexible and user-defined.			Refer to the Onboard Memory section in the NI Digital Waveform Generator/ Analyzer Help for more information.
Onboard memory size	1 Mbit/channel (for generation sessions) 1 Mbit/channel (for acquisition sessions)	8 Mbit/channel (for generation sessions) 8 Mbit/channel (for acquisition sessions)	64 Mbit/channel (for generation sessions) 64 Mbit/channel (for acquisition sessions)	Maximum limit for generation sessions assumes no scripting instructions.
Generation modes	<b>Single-waveform mode</b> : Generate a single waveform once, <i>n</i> times, or continuously.			_
	Scripted mode: Generate a single waveform once, <i>n</i> times, or continuously.  Scripted mode: Generate a simple or complex sequence of waveforms. Use scripts to describe the waveforms to be generated, the order in which the waveforms are generated, how many times the waveforms are generated, and how the device responds to Script triggers.			

Specification	Value			Comments
Generation minimum waveform size (Samples)	Configuration	100 MHz (NI 6542 only)	le Rate 50 MHz	Sample rate dependent. Increasing sample rate
(Sumples)	Single waveform	2	2	increases
	Continuous waveform	32	16	minimum waveform size requirement.
	Stepped sequence	128	64	Forinformation
	Burst sequence	512	256	on these configurations, refer to Common Scripting Use Cases in the NI Digital Waveform Generator/Analyzer Help.
Generation finite repeat count	1 to 16,777,216			_
Generation waveform quantum	Waveform size must	t be an integer multipl	e of two samples.	Regardless of waveform size, NI-HSDIO allocates waveforms into block sizes of 32 S of physical memory.
Acquisition minimum record size	1 sample			Regardless of waveform size, NI-HSDIO allocates at least 128 bytes for a record.
Acquisition record quantum	1 sample			_

Specification	Value	Comments
Acquisition maximum number of records	1 record	_
Acquisition number of pre-Reference trigger samples	0 up to full record	
Acquisition number of post- Reference trigger samples	0 up to full record	

## Triggers (Inputs to the NI 654X)

Specification	Values	Comments
Trigger types	1. Start trigger	_
	2. Pause trigger	
	3. Script trigger <03> (generation sessions only)	
	4. Reference trigger (acquisition sessions only)	
Sources	1. PFI 0 (SMB jack connector)	_
	2. PFI <13> (DDC connector)	
	3. PXI_TRIG<07> (PXI backplane)	
	4. PXI_STAR (PXI backplane)	
	5. Pattern match (acquisition sessions only)	
	6. Software (user function call)	
	7. Disabled (do not wait for a trigger)	
Trigger	Start trigger (edge detection: rising or falling)	_
detection	2. Pause trigger (level detection: high or low)	
	3. Script trigger <03> (edge detection: rising or falling; level detection: high or low)	
	4. Reference trigger (edge detection: rising or falling)	

Specification	Val	lues	Comments
Minimum required trigger pulse width	40 ns		
Destinations	<ol> <li>PFI 0 (SMB jack connectors)</li> <li>PFI &lt;13&gt; (DDC connector)</li> <li>PXI_TRIG&lt;07&gt; (PXI backplane)</li> </ol>		Each trigger can be routed to any destination except the Pause trigger. The Pause trigger cannot be exported.
Delay from	Generation Sessions	Acquisition Sessions	_
Pause trigger to Pause state	32 Sample clock periods + 150 ns	Synchronous with the data	Use the Data Active event during generation to determine when the NI 654X enters the Pause state.
Delay from trigger to digital data output	32 Sample clock periods + 160 ns		_

## Events (Generated from the NI 654X)

Specification	Value	Comments
Event type	<ol> <li>Marker &lt;03&gt; (generation sessions only)</li> <li>Data Active event (generation sessions only)</li> <li>Ready for Start event</li> </ol>	_
Destinations	<ol> <li>PFI 0 (SMB jack connectors)</li> <li>PFI &lt;13&gt; (DDC connector)</li> <li>PXI_TRIG&lt;07&gt; (PXI backplane)</li> </ol>	Each event can be routed to any destination, except the Data Active event. The Data Active event can only be routed to the PFI channels.
Marker time resolution (placement)	Markers must be placed at an integer multiple of two samples.	_

#### Miscellaneous

Specification	Value	Comments	
Warm-up time	15 minutes	_	
On Board Clock characteristics (valid when PLL reference source is set to None)			
Frequency accuracy	±100 ppm	Typical	
Temperature stability	±30 ppm	Typical	
Aging	±5 ppm first year	Typical	

#### **Power**

Specification	Value		Comments
	Typical	Maximum	_
+3.3 VDC	1.6 A	1.8 A	_
+5 VDC	1.2 A	1.7 A	_
+12 VDC	0.25 A	0.40 A	_
-12 VDC	0.06 A	0.10 A	_
Total power	15 W	20.5 W	_

#### Software

Specification	Value	Comments
Driver software	NI-HSDIO driver software 1.2 or later. NI-HSDIO allows you to configure and control the NI 654X. NI-HSDIO provides application interfaces for many development environments. NI-HSDIO follows IVI API guidelines.	_
Application software	NI-HSDIO provides programming interfaces for the following application development environments:  • National Instruments LabVIEW 7.0 or later  • National Instruments LabWindows™/CVI™ 6.0 or later  • Microsoft Visual C/C++ 6.0 or later	
Test panel	National Instruments Measurement & Automation Explorer (MAX) provides test panels with basic acquisition and generation functionality for the NI 654X. MAX is included on the NI-HSDIO driver CD.	_

#### **Environment**



**Note** To ensure that the NI 654*X* cools effectively, follow the guidelines in the *Maintain Forced Air Cooling Note to Users* included with the NI 654*X*. The NI 654*X* is intended for indoor use only.

Specification	Value	Comments
Operating temperature	0 °C to +55 °C in all NI PXI chassis except the following: 0 °C to +45 °C when installed in an NI PXI-1000/B and NI PXI-101X chassis (Meets IEC-60068-2-1 and IEC-60068-2-2.)	_
Storage temperature	−20 °C to 70 °C	
Operating relative humidity	10% to 90% relative humidity, noncondensing (Meets IEC-60068-2-56)	
Storage relative humidity	5% to 95% relative humidity, noncondensing (Meets IEC-60068-2-56)	
Operating shock	30 g, half-sine, 11 ms pulse (Meets IEC-60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.)	_
Storage shock	50 g, half-size, 11 ms pulse (Meets IEC-60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.)	_
Operating vibration	5 Hz to 500 Hz, 0.31 g <sub>rms</sub> (Meets IEC-60068-2-64.)	
Storage vibration	5 Hz to 500 Hz, 2.46 g <sub>rms</sub> (Meets 60068-2-64. Test profile exceeds requirements of MIL-PRF-28800F, Class B.)	
Altitude	0 m to 2,000 m above sea level (at 25 °C ambient temperature)	_
Pollution Degree	2	_

#### Safety, Electromagnetic Compatibility, and CE Compliance

Safety	The NI 654 <i>X</i> meets the requirements of the following standards of safety for electrical equipment for measurement, control, and laboratory use:  • IEC 61010-1, EN 61010-1  • UL 61010-1  • CAN/CSA C22.2 No. 61010-1	For UL and other safety certifications, refer to the product label or to ni.com.	
Emissions	EN 55011 Class A at 10 m FCC Part 15A above 1 GHz	_	
Immunity	EN 61326:1997 + A2:2001, Table 1	_	
EMC/EMI	CE, C-Tick, and FCC Part 15 (Class A) Compliant.	_	
This product meets the essential requirements of applicable European Directives, as amended for CE marking, as follows:			
Low-Voltage Directive (safety)	73/23/EEC	_	
Electro- magnetic Compatibility Directive (EMC)	89/336/EEC	_	

For EMC compliance, operate this device with shielded cabling. In addition, filler panels must be installed. Refer to the Declaration of Conformity (DoC) for this product for any additional regulatory compliance information. To obtain the DoC for this product, visit ni.com/certification, search by model number or product line, and click the appropriate link in the Certification column.

## **Physical Specifications**

Specification	Value		Comments
Dimensions	18.6 cm × 13.1 cm (7.32 in. × 5.16 in.) Single 3U CompactPCI slot; PXI compatible		_
Weight	343.03 g (12.1 oz.)		_
Front Panel Connectors			
Label	Function(s)	Connector Type	_
CLK IN	External Sample clock, external PLL reference input	SMB jack connector	_
PFI 0	Events, triggers	SMB jack connector	_
CLK OUT	Exported Sample clock, exported Reference clock	SMB jack connector	_
DIGITAL DATA & CONTROL	Digital data channels, exported Sample clock, STROBE, events, triggers	68-pin VHDCI connector	_

 $\text{CVI}^{\text{TM}}$ ,  $\text{IVI}^{\text{TM}}$ ,  $\text{LabVIEW}^{\text{M}}$ , National Instruments  $^{\text{TM}}$ ,  $\text{NI}^{\text{TM}}$ , and  $\text{ni.com}^{\text{TM}}$  are trademarks of National Instruments Corporation. Product and company names mentioned herein are trademarks or trade names of their respective companies. For patents covering National Instruments products, refer to the appropriate location: Help\*Patents in your software, the patents.txt file on your CD, or ni.com/patents.



373771A-01

Jul04